|
|
Belver, D., Cabanelas, P., Castro, E., Garzon, J. A., Gil, A., Gonzalez-Diaz, D., et al. (2010). Performance of the Low-Jitter High-Gain/Bandwidth Front-End Electronics of the HADES tRPC Wall. IEEE Trans. Nucl. Sci., 57(5), 2848–2856.
Abstract: A front-end electronics (FEE) chain for accurate time measurements has been developed for the new Resistive Plate Chamber (RPC)-based Time-of-Flight (TOF) wall of the High Acceptance Di-Electron Spectrometer (HADES). The wall covers an area of around 8 m(2) divided in 6 sectors. In total, 1122 4-gap timing RPC cells are read-out by 2244 time and charge sensitive channels. The FEE chain consists of 2 custom-made boards: a 4-channel Daughter BOard(DBO) and a 32-channel MotherBOard (MBO). The DBO uses a fast 2 GHz amplifier feeding a dual high-speed discriminator. The time and charge information are encoded, respectively, in the leading edge and the width of an LVDS signal. Each MBO houses up to 8 DBOs providing them regulated voltage supply, threshold values via DACs, test signals and, additionally, routing out a signal proportional to the channel multiplicity needed for a 1st level trigger decision. The MBO delivers LVDS signals to a multi-purpose Trigger Readout Board (TRB) for data acquisition. The FEE allows achieving a system resolution around 75 ps fulfilling comfortably the requirements of the HADES upgrade [1]. The commissioning of the whole RPC wall is finished and the 6 sectors are already mounted in their final position in the HADES spectrometer and ready to take data during the beam-times foreseen for 2010.
|
|
|
|
Blanco, A., Belver, D., Cabanelas, P., Diaz, J., Fonte, P., Garzon, J. A., et al. (2012). RPC HADES-TOF wall cosmic ray test performance. Nucl. Instrum. Methods Phys. Res. A, 661, S114–S117.
Abstract: In this work we present results concerning the cosmic ray test, prior to the final installation and commissioning of the new Resistive Plate Chamber (RPC) Time of Flight (TOF) wall for the High-Acceptance DiElectron Spectrometer (HADES) at GSI. The TOF wall is composed of six equal sectors, each one constituted by 186 individual 4-gaps glass-aluminium shielded RPC cells distributed in six columns and 31 rows in two partially overlapping layers, covering an area of 1.26 m(2). All sectors were tested with the final Front End Electronic (FEE) and Data AcQuisition system (DAQ) together with Low Voltage (LV) and High Voltage (HV) systems. Results confirm a very uniform average system time resolution of 77 ps sigma together with an average multi-hit time resolution of 83 ps. Crosstalk levels below 1% (in average), moderate timing tails along with an average longitudinal position resolution of 8.4 mm sigma are also confirmed.
|
|
