|
Babeluk, M. et al, & Marinas, C. (2023). CMOS MAPS upgrade for the Belle II Vertex Detector. Nucl. Instrum. Methods Phys. Res. A, 1048, 168015–5pp.
Abstract: The success of the Belle II experiment in Japan relies on the very high instantaneous luminosity, close to 6x1035 cm-2 s-1, expected from the SuperKEKB collider. The corresponding beam conditions at such luminosity levels generate large rates of background particles and creates stringent constraints on the vertex detector, adding to the physics requirements. Current prospects for the occupancy rates in the present vertex detector (VXD) at full luminosity fall close to the acceptable limits and bear large uncertainties. In this context, the Belle II collaboration is considering the possibility to install an upgraded VXD system around 2027 to provide a sufficient safety margin with respect to the expected background rate and possibly enhance tracking and vertexing performance. The VTX collaboration has started the design of a fully pixelated VXD, called VTX, based on fast and highly granular Depleted Monolithic Active Pixel Sensors (DMAPS) integrated on light support structures. The two main technical features of the VTX proposal are the usage of a single sensor type over all the layers of the system and the overall material budget below 2% of radiation length, compared to the current VXD which has two different sensor technologies and about 3% of radiation length. A dedicated sensor (OBELIX), taylored to the specific needs of Belle II, is under development, evolving from the existing TJ-Monopix2 sensor. The time-stamping precision below 100 ns will allow all VTX layers to take part in the track finding strategy contrary to the current situation. The first two detection layers are designed according to a self-supported all-silicon ladder concept, where 4 contiguous sensors are diced out of a wafer, thinned and interconnected with post-processed redistribution layers. The outermost detection layers follow a more conventional approach with a cold plate and carbon fibre support structure, and light flex cables interconnecting the sensors. This document will review the context, technical details and development status of the proposed Belle II VTX.
|
|
|
Babeluk, M. et al, Lacasta, C., Marinas, C., Mazorra de Cos, J., & Vobbilisetti, V. (2024). The OBELIX chip for the Belle II VTX upgrade. Nucl. Instrum. Methods Phys. Res. A, 1067, 169659–3pp.
Abstract: The OBELIX depleted monolithic active CMOS pixel sensor (DMAPS) is currently developed for the upgrade of the vertex detector of the Belle II experiment located at Tsukuba/Japan. The pixel matrix of OBELIX is inherited from the TJ-Monopix2 chip, but the periphery includes additional features to improve performance and allow the integration into a larger detector system. The new features include a trigger unit to process trigger signals, a precision timing module and a possibility to transmit low granularity hit information with low latency to contribute to the Belle II trigger. Additionally, low dropout voltage regulators and an ADC to monitor power consumption and substrate temperature is developed. This paper will focus on the trigger contribution capabilities of the OBELIX chip.
|
|
|
Belle II VTX Collaboration(Babeluk, M. et al)., Marinas, C., & Mazorra de Cos, J. (2024). The DMAPS upgrade of the Belle II vertex detector. Nucl. Instrum. Methods Phys. Res. A, 1064, 169428–5pp.
Abstract: The Belle II experiment at KEK in Japan considers an upgrade for the vertex detector system in line with the accelerator upgrade for higher luminosity at long shutdown 2 planned for 2028. One proposal for the upgrade of the vertex detector called VTX aims to improve background robustness and reduce occupancy using small and fast pixels. VTX accommodates the OBELIX depleted monolithic active CMOS pixel sensor (DMAPS) on all five proposed layers. OBELIX is specifically developed for the VTX application and based on the TJ-Monopix2 chip initially developed to meet the requirements of the outer layers of the ATLAS inner tracker (ITk). This paper will review recent tests of the TJ-Monopix2 chip as well as various design aspects of the OBELIX-1 chip currently under development.
|
|