|   | 
Details
   web
Records
Author Aguilar, A.C.; Binosi, D.; Papavassiliou, J.
Title The gluon mass generation mechanism: A concise primer Type Journal Article
Year 2016 Publication Frontiers of Physics Abbreviated Journal Front. Phys.
Volume 11 Issue 2 Pages 111203 - 18pp
Keywords nonperturbative physics; Schwinger-Dyson equations; dynamical mass generation
Abstract We present a pedagogical overview of the nonperturbative mechanism that endows gluons with a dynamical mass. This analysis is performed based on pure Yang-Mills theories in the Landau gauge, within the theoretical framework that emerges from the combination of the pinch technique with the background field method. In particular, we concentrate on the Schwinger-Dyson equation satisfied by the gluon propagator and examine the necessary conditions for obtaining finite solutions within the infrared region. The role of seagull diagrams receives particular attention, as do the identities that enforce the cancellation of all potential quadratic divergences. We stress the necessity of introducing nonperturbative massless poles in the fully dressed vertices of the theory in order to trigger the Schwinger mechanism, and explain in detail the instrumental role of these poles in maintaining the Becchi-Rouet-Stora-Tyutin symmetry at every step of the mass-generating procedure. The dynamical equation governing the evolution of the gluon mass is derived, and its solutions are determined numerically following implementation of a set of simplifying assumptions. The obtained mass function is positive definite, and exhibits a power law running that is consistent with general arguments based on the operator product expansion in the ultraviolet region. A possible connection between confinement and the presence of an inflection point in the gluon propagator is briefly discussed.
Address [Aguilar, A. C.] Univ Campinas UNICAMP, Gleb Wataghin Inst Phys, BR-13083859 Campinas, SP, Brazil, Email: Joannis.Papavassiliou@uv.es
Corporate Author Thesis
Publisher (up) Higher Education Press Place of Publication Editor
Language English Summary Language Original Title
Series Editor Series Title Abbreviated Series Title
Series Volume Series Issue Edition
ISSN 2095-0462 ISBN Medium
Area Expedition Conference
Notes WOS:000387550300001 Approved no
Is ISI yes International Collaboration yes
Call Number IFIC @ pastor @ Serial 2859
Permanent link to this record
 

 
Author Belver, D.; Cabanelas, P.; Castro, E.; Garzon, J.A.; Gil, A.; Gonzalez-Diaz, D.; Koenig, W.; Traxler, M.
Title Performance of the Low-Jitter High-Gain/Bandwidth Front-End Electronics of the HADES tRPC Wall Type Journal Article
Year 2010 Publication IEEE Transactions on Nuclear Science Abbreviated Journal IEEE Trans. Nucl. Sci.
Volume 57 Issue 5 Pages 2848-2856
Keywords Charge to width algorithm; fast amplifying and digitizing electronics; front-end electronics; HADES; time of flight; timing RPC
Abstract A front-end electronics (FEE) chain for accurate time measurements has been developed for the new Resistive Plate Chamber (RPC)-based Time-of-Flight (TOF) wall of the High Acceptance Di-Electron Spectrometer (HADES). The wall covers an area of around 8 m(2) divided in 6 sectors. In total, 1122 4-gap timing RPC cells are read-out by 2244 time and charge sensitive channels. The FEE chain consists of 2 custom-made boards: a 4-channel Daughter BOard(DBO) and a 32-channel MotherBOard (MBO). The DBO uses a fast 2 GHz amplifier feeding a dual high-speed discriminator. The time and charge information are encoded, respectively, in the leading edge and the width of an LVDS signal. Each MBO houses up to 8 DBOs providing them regulated voltage supply, threshold values via DACs, test signals and, additionally, routing out a signal proportional to the channel multiplicity needed for a 1st level trigger decision. The MBO delivers LVDS signals to a multi-purpose Trigger Readout Board (TRB) for data acquisition. The FEE allows achieving a system resolution around 75 ps fulfilling comfortably the requirements of the HADES upgrade [1]. The commissioning of the whole RPC wall is finished and the 6 sectors are already mounted in their final position in the HADES spectrometer and ready to take data during the beam-times foreseen for 2010.
Address [Belver, Daniel; Cabanelas, P.; Castro, E.; Garzon, J. A.] Univ Santiago Compostela, LabCAF, Santiago De Compostela 15782, Spain, Email: daniel.belver@usc.es
Corporate Author Thesis
Publisher (up) Ieee-Inst Electrical Electronics Engineers Inc Place of Publication Editor
Language English Summary Language Original Title
Series Editor Series Title Abbreviated Series Title
Series Volume Series Issue Edition
ISSN 0018-9499 ISBN Medium
Area Expedition Conference
Notes ISI:000283440400007 Approved no
Is ISI yes International Collaboration yes
Call Number IFIC @ elepoucu @ Serial 349
Permanent link to this record
 

 
Author Carrio, F.; Castillo Gimenez, V.; Ferrer, A.; Gonzalez, V.; Higon-Rodriguez, E.; Marin, C.; Moreno, P.; Sanchis, E.; Solans, C.; Valero, A.; Valls Ferrer, J.A.
Title Optical Link Card Design for the Phase II Upgrade of TileCal Experiment Type Journal Article
Year 2011 Publication IEEE Transactions on Nuclear Science Abbreviated Journal IEEE Trans. Nucl. Sci.
Volume 58 Issue 4 Pages 1657-1663
Keywords High energy physics instrumentation computing; optical-fiber communication high-speed electronics; programmable logic devices
Abstract This paper presents the design of an optical link card developed in the frame of the R&D activities for the phase 2 upgrade of the TileCal experiment. This board, that is part of the evaluation of different technologies for the final choice in the next years, is designed as a mezzanine that can work independently or be plugged in the optical multiplexer board of the TileCal backend electronics. It includes two SNAP 12 optical connectors able to transmit and receive up to 75 Gb/s and one SFP optical connector for lower speeds and compatibility with existing hardware as the read out driver. All processing is done in a Stratix II GX field-programmable gate array (FPGA). Details are given on the hardware design, including signal and power integrity analysis, needed when working with these high data rates and on firmware development to obtain the best performance of the FPGA signal transceivers and for the use of the GBT protocol.
Address [Carrio, F; Gonzalez, V; Marin, C; Sanchis, E] Univ Valencia, Dept Elect Engn, E-46100 Valencia, Spain, Email: vicente.gonzalez@uv.es
Corporate Author Thesis
Publisher (up) Ieee-Inst Electrical Electronics Engineers Inc Place of Publication Editor
Language English Summary Language Original Title
Series Editor Series Title Abbreviated Series Title
Series Volume Series Issue Edition
ISSN 0018-9499 ISBN Medium
Area Expedition Conference
Notes WOS:000293975700037 Approved no
Is ISI yes International Collaboration no
Call Number IFIC @ elepoucu @ Serial 722
Permanent link to this record
 

 
Author Egea Canet, F.J. et al; Gadea, A.; Huyuk, T.
Title Digital Front-End Electronics for the Neutron Detector NEDA Type Journal Article
Year 2015 Publication IEEE Transactions on Nuclear Science Abbreviated Journal IEEE Trans. Nucl. Sci.
Volume 62 Issue 3 Pages 1063-1069
Keywords Digital systems; front-end electronics; neutron detectors; neutron-gamma discrimination
Abstract This paper presents the design of the NEDA (Neutron Detector Array) electronics, a first attempt to involve the use of digital electronics in large neutron detector arrays. Starting from the front-end modules attached to the PMTs (PhotoMultiplier Tubes) and ending up with the data processing workstations, a comprehensive electronic system capable of dealing with the acquisition and pre-processing of the neutron array is detailed. Among the electronic modules required, we emphasize the front-end analog processing, the digitalization, digital pre-processing and communications firmware, as well as the integration of the GTS (Global Trigger and Synchronization) system, already used successfully in AGATA (Advanced Gamma Tracking Array). The NEDA array will be available for measurements in 2016.
Address [Egea Canet, F. J.; Gonzalez, V.; Sanchis, E.] Univ Valencia, Dept Elect Engn, Escola Tecn Super Engn, Valencia, Spain, Email: jaegea@ific.uv.es
Corporate Author Thesis
Publisher (up) Ieee-Inst Electrical Electronics Engineers Inc Place of Publication Editor
Language English Summary Language Original Title
Series Editor Series Title Abbreviated Series Title
Series Volume Series Issue Edition
ISSN 0018-9499 ISBN Medium
Area Expedition Conference
Notes WOS:000356458000029 Approved no
Is ISI yes International Collaboration yes
Call Number IFIC @ pastor @ Serial 2279
Permanent link to this record
 

 
Author Barrientos, D.; Bellato, M.; Bazzacco, D.; Bortolato, D.; Cocconi, P.; Gadea, A.; Gonzalez, V.; Gulmini, M.; Isocrate, R.; Mengoni, D.; Pullia, A.; Recchia, F.; Rosso, D.; Sanchis, E.; Toniolo, N.; Ur, C.A.; Valiente-Dobon, J.J.
Title Performance of the Fully Digital FPGA-Based Front-End Electronics for the GALILEO Array Type Journal Article
Year 2015 Publication IEEE Transactions on Nuclear Science Abbreviated Journal IEEE Trans. Nucl. Sci.
Volume 62 Issue 6 Pages 3134-3139
Keywords FPGA; front-end electronics; gamma-ray spectroscopy; germanium detectors
Abstract In this work we present the architecture and results of a fully digital Front End Electronics (FEE) read out system developed for the GALILEO array. The FEE system, developed in collaboration with the Advanced Gamma Tracking Array (AGATA) collaboration, is composed of three main blocks: preamplifiers, digitizers and preprocessing electronics. The slow control system contains a custom Linux driver, a dynamic library and a server implementing network services. This work presents the first results of the digital FEE system coupled with a GALILEO germanium detector, which has demonstrated the capability to achieve an energy resolution of 1.53% at an energy of 1.33 MeV, similar to the one obtained with a conventional analog system. While keeping a good performance in terms of energy resolution, digital electronics will allow to instrument the full GALILEO array with a versatile system with high integration and low power consumption and costs.
Address [Barrientos, D.; Bortolato, D.; Cocconi, P.; Gulmini, M.; Rosso, D.; Toniolo, N.; Valiente-Dobon, J. J.] Ist Nazl Fis Nucl, Lab Nazl Legnaro, I-35020 Padua, Italy, Email: diego.barrientos@lnl.infn.it
Corporate Author Thesis
Publisher (up) Ieee-Inst Electrical Electronics Engineers Inc Place of Publication Editor
Language English Summary Language Original Title
Series Editor Series Title Abbreviated Series Title
Series Volume Series Issue Edition
ISSN 0018-9499 ISBN Medium
Area Expedition Conference
Notes WOS:000372013500005 Approved no
Is ISI yes International Collaboration yes
Call Number IFIC @ pastor @ Serial 2612
Permanent link to this record