| |
Records |
Links |
|
Author  |
Carrio, F.; Kim, H.Y.; Moreno, P.; Reed, R.; Sandrock, C.; Schettino, V.; Shalyugin, A.; Solans, C.; Souza, J.; Usai, G.; Valero, A. |
|
| |
Title |
Design of an FPGA-based embedded system for the ATLAS Tile Calorimeter front-end electronics test-bench |
Type |
Journal Article |
| |
Year |
2014 |
Publication |
Journal of Instrumentation |
Abbreviated Journal |
J. Instrum. |
|
| |
Volume |
9 |
Issue |
|
Pages |
C03023 - 12pp |
|
| |
Keywords |
Detector control systems (detector and experiment monitoring and slow-control systems, architecture, hardware, algorithms; databases); Data acquisition concepts; Digital electronic circuits |
|
| |
Abstract |
The portable test-bench for the certification of the ATLAS tile hadronic calorimeter front-end electronics has been redesigned for the present Long Shutdown (LS1) of LHC, improving its portability and expanding its functionalities. This paper presents a new test-bench based on a Xilinx Virtex-5 FPGA that implements an embedded system using a PowerPC 440 microprocessor hard core and custom IP cores. A light Linux version runs on the PowerPC microprocessor and handles the IP cores which implement the different functionalities needed to perform the desired tests such as TTCvi emulation, G-Link decoding, ADC control and data reception. |
|
| |
Address |
[Carrio, F.; Valero, A.] Univ Valencia, CSIC, Inst Fis Corpuscular, E-46980 Paterna, Spain, Email: fernando.carrio@cern.ch |
|
| |
Corporate Author |
|
Thesis |
|
|
| |
Publisher |
Iop Publishing Ltd |
Place of Publication |
|
Editor |
|
|
| |
Language |
English |
Summary Language |
|
Original Title |
|
|
| |
Series Editor |
|
Series Title |
|
Abbreviated Series Title |
|
|
| |
Series Volume |
|
Series Issue |
|
Edition |
|
|
| |
ISSN |
1748-0221 |
ISBN |
|
Medium |
|
|
| |
Area |
|
Expedition |
|
Conference |
|
|
| |
Notes |
WOS:000336123200023 |
Approved |
no |
|
| |
Is ISI |
yes |
International Collaboration |
yes |
|
| |
Call Number |
IFIC @ pastor @ |
Serial |
1801 |
|
| Permanent link to this record |
| |
|
| |
|
Author |
Gololo, M.G.D.; Carrio Argos, F.; Mellado, B. |
|
| |
Title |
Tile Computer-on-Module for the ATLAS Tile Calorimeter Phase-II upgrades |
Type |
Journal Article |
| |
Year |
2022 |
Publication |
Journal of Instrumentation |
Abbreviated Journal |
J. Instrum. |
|
| |
Volume |
17 |
Issue |
6 |
Pages |
P06020 - 14pp |
|
| |
Keywords |
Control and monitor systems online; Detector control systems (detector and experiment monitoring and slow-control systems, architecture, hardware, algorithms, databases); Data acquisition circuits; Digital electronic circuits |
|
| |
Abstract |
The Tile PreProcessor (TilePPr) is the core element of the Tile Calorimeter (TileCal) off-detector electronics for High-luminosity Large Hadron Collider (HL-LHC). The TilePPr comprises FPGA-based boards to operate and read out the TileCal on-detector electronics. The Tile Computer on Module (TileCoM) mezzanine is embedded within TilePPr to carry out three main functionalities. These include remote configuration of on-detector electronics and TilePPr FPGAs, interface the TilePPr with the ATLAS Trigger and Data Acquisition (TDAQ) system, and interfacing the TilePPr with the ATLAS Detector Control System (DCS) by providing monitoring data. The TileCoM is a 10-layer board with a Zynq UltraScale+ ZU2CG for processing data, interface components to integrate with TilePPr and the power supply to be connected to the Advanced Telecommunication Computing Architecture carrier. A CentOS embedded Linux is deployed on the TileCoM to implement the required functionalities for the HL-LHC. In this paper we present the hardware and firmware developments of the TileCoM system in terms of remote programming, interface with ATLAS TDAQ system and DCS system. |
|
| |
Address |
[Gololo, M. G. D.; Argos, F. Carrio; Mellado, B.] Univ Witwatersrand, Inst Collider Particle Phys, 1 Jan Smuts Ave, ZA-2000 Johannesburg, South Africa, Email: mpho.gift.doctor.gololo@cern.ch |
|
| |
Corporate Author |
|
Thesis |
|
|
| |
Publisher |
IOP Publishing Ltd |
Place of Publication |
|
Editor |
|
|
| |
Language |
English |
Summary Language |
|
Original Title |
|
|
| |
Series Editor |
|
Series Title |
|
Abbreviated Series Title |
|
|
| |
Series Volume |
|
Series Issue |
|
Edition |
|
|
| |
ISSN |
1748-0221 |
ISBN |
|
Medium |
|
|
| |
Area |
|
Expedition |
|
Conference |
|
|
| |
Notes |
WOS:000836448900004 |
Approved |
no |
|
| |
Is ISI |
yes |
International Collaboration |
yes |
|
| |
Call Number |
IFIC @ pastor @ |
Serial |
5335 |
|
| Permanent link to this record |
| |
|
| |
|
Author |
Marco-Hernandez, R. |
|
| |
Title |
Development of a beam test telescope based on the Alibava readout system |
Type |
Journal Article |
| |
Year |
2011 |
Publication |
Journal of Instrumentation |
Abbreviated Journal |
J. Instrum. |
|
| |
Volume |
6 |
Issue |
|
Pages |
C01002 - 7pp |
|
| |
Keywords |
Particle tracking detectors; Data acquisition circuits; Front-end electronics for detector readout; Digital electronic circuits |
|
| |
Abstract |
A telescope for a beam test have been developed as a result of a collaboration among the University of Liverpool, Centro Nacional de Microelectronica (CNM) of Barcelona and Instituto de Fisica Corpuscular (IFIC) of Valencia. This system is intended to carry out both analogue charge collection and spatial resolution measurements with different types of microstrip or pixel silicon detectors in a beam test environment. The telescope has four XY measurement as well as trigger planes (XYT board) and it can accommodate up to twelve devices under test (DUT board). The DUT board uses two Beetle ASICs for the readout of chilled silicon detectors. The board could operate in a self-triggering mode. The board features a temperature sensor and it can be mounted on a rotary stage. A peltier element is used for cooling the DUT. Each XYT board measures the track space points using two silicon strip detectors connected to two Beetle ASICs. It can also trigger on the particle tracks in the beam test. The board includes a CPLD which allows for the synchronization of the trigger signal to a common clock frequency, delaying and implementing coincidence with other XYT boards. An Alibava mother board is used to read out and to control each XYT/DUT board from a common trigger signal and a common clock signal. The Alibava board has a TDC on board to have a time stamp of each trigger. The data collected by each Alibava board is sent to a master card by means of a local data/address bus following a custom digital protocol. The master board distributes the trigger, clock and reset signals. It also merges the data streams from up to sixteen Alibava boards. The board has also a test channel for testing in a standard mode a XYT or DUT board. This board is implemented with a Xilinx development board and a custom patch board. The master board is connected with the DAQ software via 100M Ethernet. Track based alignment software has also been developed for the data obtained with the DAQ software. |
|
| |
Address |
[Marco-Hernandez, R.; Alibava Collaboration] CSIC UV, Inst Fis Corpuscular, E-46980 Paterna, Valencia, Spain, Email: rmarco@ific.uv.es |
|
| |
Corporate Author |
|
Thesis |
|
|
| |
Publisher |
Iop Publishing Ltd |
Place of Publication |
|
Editor |
|
|
| |
Language |
English |
Summary Language |
|
Original Title |
|
|
| |
Series Editor |
|
Series Title |
|
Abbreviated Series Title |
|
|
| |
Series Volume |
|
Series Issue |
|
Edition |
|
|
| |
ISSN |
1748-0221 |
ISBN |
|
Medium |
|
|
| |
Area |
|
Expedition |
|
Conference |
|
|
| |
Notes |
ISI:000291345600007 |
Approved |
no |
|
| |
Is ISI |
yes |
International Collaboration |
no |
|
| |
Call Number |
IFIC @ elepoucu @ |
Serial |
644 |
|
| Permanent link to this record |
| |
|
| |
|
Author |
Marco-Hernandez, R.; Alves, D.; Angoletta, M.E.; Marqversen, O.; Molendijk, J.; Oponowicz, E.; Ruffieux, R.; Sanchez-Quesada, J.; Soby, L. |
|
| |
Title |
The AD and ELENA orbit, trajectory and intensity measurement systems |
Type |
Journal Article |
| |
Year |
2017 |
Publication |
Journal of Instrumentation |
Abbreviated Journal |
J. Instrum. |
|
| |
Volume |
12 |
Issue |
|
Pages |
P07024 - 24pp |
|
| |
Keywords |
Beam-line instrumentation (beam position and profile monitors; beam-intensity monitors; bunch length monitors); Data acquisition concepts; Digital electronic circuits; Digital signal processing (DSP) |
|
| |
Abstract |
This paper describes the new Antiproton Decelerator (AD) orbit measurement system and the Extra Low ENergy Antiproton ring (ELENA) orbit, trajectory and intensity measurement system. The AD machine at European Organization for Nuclear Research (CERN) is presently being used to decelerate antiprotons from 3.57 GeV/c to 100 MeV/c for matter vs anti-matter comparative studies. The ELENA machine, presently under commissioning, has been designed to provide an extra deceleration stage down to 13.7 MeV/c. The AD orbit system is based on 32 horizontal and 27 vertical electrostatic Beam Position Monitor (BPM) fitted with existing low noise front-end amplifiers while the ELENA system consists of 24 BPMs equipped with new low-noise head amplifiers. In both systems the front-end amplifiers generate a difference (delta) and a sum (sigma) signal which are sent to the digital acquisition system, placed tens of meters away from the AD or ELENA rings, where they are digitized and further processed. The beam position is calculated by dividing the difference signal by the sum signal either using directly the raw digitized data for measuring the turn-by-turn trajectory in the ELENA system or after down-mixing the signals to baseband for the orbit measurement in both machines. The digitized sigma signal will be used in the ELENA system to calculate the bunched beam intensity and the Schottky parameters with coasting beam after passing through different signal processing chain. The digital acquisition arrangement for both systems is based on the same hardware, also used in the ELENA Low Level Radio Frequency (LLRF) system, which follows the VME Switched Serial (VXS) enhancement of the Versa Module Eurocard 64x extension (VME64x) standard and includes VITA 57 standard Field Programmable Gate Array Mezzanine Card (FMC). The digital acquisition Field Programmable Gate Array (FPGA) andDigital Signal Processor (DSP) firmware sharesmany common functionalities with the LLRF system but has been tailored for this measurement application in particular. Specific control and acquisition software has been developed for these systems. Both systems are installed in AD and ELENA. The AD orbit system currently measures the orbit in AD while the ELENA system is being used in the commissioning of the ELENA ring. |
|
| |
Address |
[Marco-Hernandez, R.; Alves, D.; Angoletta, M. E.; Marqversen, O.; Molendijk, J.; Oponowicz, E.; Ruffieux, R.; Sanchez-Quesada, J.; Soby, L.] CERN, European Org Nucl Res, Beams Dept, 385 Route Meyrin, Meyrin, Switzerland, Email: Ricardo.Marco@ific.uv.es |
|
| |
Corporate Author |
|
Thesis |
|
|
| |
Publisher |
Iop Publishing Ltd |
Place of Publication |
|
Editor |
|
|
| |
Language |
English |
Summary Language |
|
Original Title |
|
|
| |
Series Editor |
|
Series Title |
|
Abbreviated Series Title |
|
|
| |
Series Volume |
|
Series Issue |
|
Edition |
|
|
| |
ISSN |
1748-0221 |
ISBN |
|
Medium |
|
|
| |
Area |
|
Expedition |
|
Conference |
|
|
| |
Notes |
WOS:000406392600024 |
Approved |
no |
|
| |
Is ISI |
yes |
International Collaboration |
yes |
|
| |
Call Number |
IFIC @ pastor @ |
Serial |
3233 |
|
| Permanent link to this record |
